Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by davr

  1. D

    CLOCK MULTIPLIER AND DIVIDER

    The simplest solution is to just use the DCM or PLL built into your FPGA.
  2. D

    Help me with NDT basic project using FPGA

    Re: NDT basic using fpga Try reading this document. It will help you get better answers to your questions.
  3. D

    Help in choosing FPGA board

    The cost for a FPGA board is somewhere between $100 and $10,000. You should write the code first, then you can find how big of a FPGA you will need. OR you can buy a cheap FPGA, start writing code, and when you run out of space you will have a better idea of how big a FPGA you need.
  4. D

    How to measure throughput of a circuit?

    Re: To measure throuput simple...count how many bytes you send through in 1 second...and that's bytes per second. wait, clock period 1 ns!? that's very fast for a FPGA, that's 1000MHz! you must have some crazy expensive FPGA there.
  5. D

    Timing constraint violations when crossing clock domains?

    Hi, I'm building a project which has two main clock domains inside it (100MHz and 65MHz), and there are several places where signals will cross back and forth. I use this method of passing the signals between domains: dataA : IN std_logic; clockA : IN std_logic; dataB : OUT std_logic; clockB ...
  6. D

    What's wrong with my VHDL code

    vhdl semicolon correct me if i'm wrong, but don't you need a 'range' keyword in there?
  7. D

    need help with interface LCD to FPGA board

    Have you read the datasheet for the LCD? Do you have something specific you need help with? Your question is very vague.

Part and Inventory Search

Back
Top