Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dav_mt

  1. D

    Help me interface FPGA to DSP through a DAC chip

    DAC INTERFACING I need some help in interfacing and FPGA to a DSP through a DAC chip. Basically the FPGA is responsible for generating Gaussian noise(that works) and outputting the data word through the board pins(8 pins which I have already selected). These should go into the DAC chip...
  2. D

    Tunable Reconfigurable Compact Antennas

    After some further research I made, the information I need is on Planar Inverted F Antennas. Specifically I'm trying to find the following 2 papers, Zidong Liu "Multi-Frequency Antennas for Personal Mobile Communications" University of Birmingham, UK, February 1998. Kevin Boyle "Antennas for...
  3. D

    Tunable Reconfigurable Compact Antennas

    Hi people, I need some information on 'Tunable Reconfigurable Compact Antennas for Mobile Communications'. Any papers/websites/relevant ebooks would be highly appreciated.
  4. D

    Why multiple architectures in VHDL are useful during a product design cycle?

    VHDL Question thnks for all the help guys, did well in the exam :) just to clarify things, u can have multiple architectures and from the configuration file you write USE ENTITY WORK.component_name_in_library(architecture_name_to _be_used)
  5. D

    Why multiple architectures in VHDL are useful during a product design cycle?

    Hi, everybody, tomorrow i have an HDL exam and I was working some past papers and got stuck in the following question, VHDL allows multiple architectures to exist for the same entity. Explain why this feature is sometimes useful during the product design cycle.(up to here ive managed) Also...
  6. D

    Effects of increased sampling rate for FIR Filter in Matlab

    FIR Filter in Matlab oh i forgot to mention system is implemented in simulink and parameters obtained are plotted using matlab, and putting my question in an easier way, What is the difference between inputting a sine wave sampled at 12k and 20k, in the input of an FIR low pass filter (apart...
  7. D

    Effects of increased sampling rate for FIR Filter in Matlab

    I just designed an FIR filter in Matlab, and saw the impulse response. I obtained a low pass filter. Up to now there were no problems. I read the cut-off frequency(0.144cycles/sample) and had 2 null frequencies at 0.325cycles/sample and 0.5cycles/sample. Then I inputted a discrete sine wave...
  8. D

    DSP Sampling Theorem MATLAB Questions

    matlab program for sampling theorem thanks for your quick reply, i will search something regarding discrete fourier transform even though i havent covered it yet in class. I assume its got to do with the way matlab carries out the dft.
  9. D

    DSP Sampling Theorem MATLAB Questions

    sampling theorem matlab Hello ppl, i m questioning myself why is this happening. ive implemented the following system using Simulink. basically i am feeding a 1kHz pure sinewave and multiplying it by a pulse having a period of 10 samples and pulse width is 1sample(10us). So effectively sine...
  10. D

    code for addition of two 16-bit number in assembly 8086

    microprocessor 8086 by mcgraw hill Uffenbeck J., The 80 x 86 Family, check this book out, pretty good dont have it on ebook :(, but have bought it last year for my uni course, and i can tell you its quite a good book to get started on the 8086

Part and Inventory Search

Back
Top