Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks kingslayer, I am having a license issue with encounter, but thank you for the steps to follow ! that was exactly what i needed.
I ll get back to you as soon as i can start playing with encounter !
Best,
David
Hello
I have a vhdl file (behavioral .. if then ...) that i would like to synthesize with specific logic gate from my cadence Design Kit library.
I am not sure where to start, it would be great if someone can direct me or show me the flow to do that .
my vhdl is only combin logic but i don't...
Is there a way to "convert" a spectre vector file to something that can be run with Eldo ?
I have a long vector file that i need to simulate with Eldo ...
Thanks,
David
simulate compiled .so component cadence
Hello guys,
I was given a component in a .so format (compiled verilogA is my guess) and i would like to make it a cell in virtuoso to include it in a schematic and simulate it with spectre.
Do you guys know how to do that ?
One told me to create a...
Hi everyone,
I have a cell "resistor" described in vhdl ams. It compiled fine and created 3 cell views : entity, behavioral and symbol
I implemented the "resistor" symbol in a new cell schematic "xbar"
I am trying to simulate this schematic using spectre in ADE L but I have this error...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.