Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
SYNRXA LD Ref Floor 1
SYNRXA LD Ref Slope 1
Reserved
SYNRXA LD Ref Floor 0
SYNRXA LD Ref Slope 0
Reserved
i am not familiar with PLL，but i think you're right. i dont know lock detector how to decide the PLL locked or not? maybe by the phase detector output pulse width? and what's meaning...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
