Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a question about the ASIC Design-Flow and the Tools that are used.
I just watched youtube "FPGA vs ASIC Design Flow" from Xilinx and in That video, he has a Slide which shows the ASIC Design Flow.
My question is:
What Tools are used to do:
- Post-Synthesis Static Timing analysis
-...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
