Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dandynee

  1. D

    anyone interested in the selfmade ST20/ST40 compatible JTAG?

    st40 jtag This JTAG emulation box is fully compatible to the ST's ST20 and ST40, on software layer. But the hardware of the box is totally self developed. Oh, ST20 and ST40 are STM's CPU, which are widely used in their STB, DTV whatever the name is, chips. If anyone want, please contact...
  2. D

    design photoshop addin

    Hi all, Does somebody know where I can find some documents on how to design addin for such as photoshop or acdsee? regards
  3. D

    Problem with Xilinx FPGA in a daisy chain mode

    Re: fpga daisy chain problem when disconnect the done signal from the slave fpga, both the fpga can be programmed from jtag and boot right immediately, that is because the startup sequence of the fpga I think. When the fpga is programmed, it will release the done and then detect the done pin...
  4. D

    Problem with Xilinx FPGA in a daisy chain mode

    Re: fpga daisy chain problem Thanks to all guys so I got another question, why I must download the second after the first that the board will work and if I first download the second fpga and then down the first one, it will not work either? thanks a lot! BR
  5. D

    Problem with Xilinx FPGA in a daisy chain mode

    fpga daisy chain problem Hi, all, I have a xilinx fpga board with 2 v2p-70 on in a daisy chain mode. and now I only need one fpga to work, in my case, it's the second fpga, and I found when I down load the bit file into it, it will not work but it will pass verify and if I download the second...
  6. D

    My FPGA development platform

    Re: My FPGA devlp platform here is the usb2.0 minisystem I'm debugging
  7. D

    My FPGA development platform

    Re: My FPGA devlp platform here is a pic from VGA port demo and test. This is a simple example modified from the vgaBall on **broken link removed** pls search "vgaball" on that page if you want to know more (**broken link removed**) the demo show a rectangle bouncing on the CRT screen with a...
  8. D

    My FPGA development platform

    Re: My FPGA devlp platform Sorry, I can not distribute the PCB file. If anybody got interests in my design, pls send a mail to dandynee@yahoo.com, I will send you a copy of the sch pdf file. regards
  9. D

    My FPGA development platform

    cy7c68013 fpga with a xilinx spartan2 xc2s200 pq208 FPGA on the main board and many other daughter boards such as the SDRAM, VIDEO(IN, OUT), KeyBoard, Uart etc. and another main board is cypress USB2.0 based (cy7c68013), which featured with a enhanced 8051 core. this board is used to control...
  10. D

    Design of a mini logic analyzer

    mini logik analyzer hi, dll_embed, could you pls download their web page and save that as a mht file for me? I can not access their web either, thank you! my mail is dandynee@yeah.net regards, nee

Part and Inventory Search

Back
Top