Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
OK, the solution for those who might need it: First delete the SP layer in the layout because it forces the memory transistors to be named differently than the UMC90 ones. Then edit the net list and change the names of the transistors (PD,PG,L) to the generic UMC90 (N_10, P_10 etc).
Everything...
Greetings everyone,
Since I couldn't find a similar topic I decided to post my problem :
I am using Faraday Mem Maker along with UMC90 technology for SRAM generation.
In general, I want to use the .gds and .siz (net list) files from the me maker tool to perform some post-layout simulations with...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
