Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks jbeniston, I am sorry am not completely verse with the cost calculation per die. I will try to put up the info I have below:
Original die size = 100mm^2
new die size = 99mm^2 (1% saving)
technology node = 28nm (dont know the wafer cost)
manufacturer = TSMC (could not find the cost details...
Hi,
I am working as an ASIC design engineer and wanted to know how much profit in terms of $ a company makes on die size reduction, let's say by 1mm sq? The technology node used is 28nm. Can anyone point me to some docs/articles around the same?
Thanks
Hi,
I am trying to understand a piece of Verilog code as below:
module_name instance_name ( ..... .signal1(signal1_local['SIGNAL_WIDTH - 1 : 0]), .... );
or in
wire [`SIGNAL_WIDTH - 1 : 0] signal1;
I am not able to understand the 'SIGNAL_WIDTH , why is the apostrophe (') used here? Can...
hello, i hav 2 make a communication system set up... one of its jobs is to modulate a selected .txt or .wav file. i am facing a problem on how to digitise this file and pass it to a 'Callback' function of a button and also how the modulated signal is saved as .wav file
...
pls help
thanx
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
