Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all
i have design a dickson pump for high voltage, which input is 1.8v, and output is 20v. but the ripple of output is bigger than 100mv, how i can make it small than 50mv.
thanks everyone
hi all
I have a question about high voltage witch about 25v in nandflash. this high voletage would be used for program or erase in nandflash. the schematic is normal dickson pump, and have a regulator follow the pump for small ripple. the spec have a limit, the high voltage's ripple must be...
I have design a capacitance D/A convertor, but its output have a big
parasitic capacitance which is too big for D/A, and generate a big gain error, so would anyone help me with it. thanks very much
when i did the ac simulation for a ldo,i find a funny problem. when i break the loop at the op input of feedback, i have a PM about 80. when i break the loop at the op output,i have a PM about 30, and the main pole become bigger, why was it happend.
I have design a PMOS ldo, and have a cascode compensation. This compensation could make the second pole biger about gm*Rout,which Rout is the impendence of op
output, but when I simulate the ldo, I found the second pole is smaller than miller compensation. why it is hanpend, do anyone know it.
when i give a pulse wave which tr is 1us for the comparator, the current of the input NMOSFET had a opposite direction curent. who can tell me why was it hapend.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
