Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by CVAGHASIYA

  1. C

    simulation- zero delay sim required if result is as expected per design?

    okk...it means Atpg tool doesn't give correct output ??? please solve my doubt.
  2. C

    simulation- zero delay sim required if result is as expected per design?

    hello, I am beginner I have doubt that why do we need to do zero delay simulation ? even atpg tool generates pattern for design and we also improve the coverage. input pattern is generated and we also get the output pattern as per design. so that is expected output. so why it is necessary to do...
  3. C

    DFT

    Why we get scan chain blockage even we have fixed pre DFT DRC in Scan?
  4. C

    Why we insert Mbist before scan ?

    why BIST has been done before SCAN insertion ? why BIST has been done before SCAN insertion ? In dft-flow First step is MBIST but why?
See more

Part and Inventory Search

Back
Top