Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by crinud

  1. C

    How to convert the gds file to .v or .spice netlist ?

    Re: regarding the gds no i dont know any thing .i have only gds. i want the no .. of cell in the gds
  2. C

    How to convert the gds file to .v or .spice netlist ?

    how to convert the gds file to .v or .spice netlist
  3. C

    uregnt regarding the GDS

    you are provieded with sram.gds2 file .i imported the entire gds2 file.and i have to tell th e max avaliable information regarding the sram eg : which tech? ,no bits?,layers, any thing
  4. C

    uregnt regarding the GDS

    i am a gds file .if i import that gds2 file into my tool how will i know the on wht technology that gds2 is made
  5. C

    Question about communicating two microcontrollers using CAN protocol

    Re: urgent so u mean 2 say that there are ip core as well as separate ic also
  6. C

    Question about communicating two microcontrollers using CAN protocol

    hai to all, i have a basic doubt.if wanted 2 i wanted to communicate two microcontrollers using CAN protocal.I should choose microcontrollers which is having can protocol in it. if i wanted to of with FPGA .can i find a CAN IC separately or with FPGA it comes
  7. C

    How to convert the design to black box approach?

    how 2 convert the design to black box approach its urgent
  8. C

    What does latch up mean?

    Re: latch up? generation of a low impedance path in CMOS chip between power supply & ground due to interaction of the parasitic pnp and npn bi-polar transistors. thses BJT form a silicon -controlled scr rectifier with+ve feedback & virtually short the power rail to ground this causes high...
  9. C

    Low-power design lessons and reference

    Re: Low-power design for starting lowpower pls go through this docmunt
  10. C

    How to decide whether to use CPLD or FPGA?

    Re: CPLD and FPGA for the student purpose cpld is sufficient and it all depend upon the gate count of u r design and u should be in a position to estimate the gate count one flip flop will take 3-4 gates
  11. C

    Want to make a FPGA board

    how to make a fpga hai, before choosing the FPGA u should know what type of FPGA your using,ie sram ,anti fuse or flash etc..generally everybody will using only sram based fpga.and from the date sheet u should find on what are the voltages applied on fpga normally three voltage for xilinxs...
  12. C

    The explanation of clock gating

    Re: clock gating? hai, simply way of understanding the clock gating is data should control the clock.ie..... if u take a normal flip-flop with enable (e) pin.the whole flip flop is controlled by the by this enable pin.this is called clock gating.this type of technique is used to save the...

Part and Inventory Search

Back
Top