Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello
i think when CTS done, the clock skew value is constant value, So clock uncertainity can't include clock skew any more
before CTS, clock uncertainity = clock jitter + clock skew + margin
after CTS, clock uncertainity = clock jitter + margin
hope this can help you
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
