Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Bandgap Voltage Feedback Problem
And here I am again, this time with another problem.
**broken link removed**
The problem i'm facing right now is instability due to device mismatches.
From the picture you can see that the only difference between N and P loops is R1.
Now, in my case R1 is...
I have a small problem to fix now.
It seems that the feedback network is highly unstable due to device mismatches. The only difference between N and P feedback loop is R1, about 10x smaller than R2=R3. Are there any advice on how to ensure feedback loops are stable, even in the presence of...
The thing is that those PMOS transistors are opeating in Triode region, and their Vds is nearly 0 all the time! So, do they serve their purpose of increasing PSRR at all?
NOTE: Every transistor as the same size.
Hello ppl,
I have a question here.
Can you guys please explain the purpose of the EXTRA top three PMOS (left image)!
Is it to increase estability of the circuit since ampop input terminals are switched on both images?
Shouldn't the extra 3 pmos decrease the amount of control de ampop has on...
Hello guys,
So I began working on my thesis couple days ago and I encountered some existential doubts I never realized I had.
Take into account this circuit, which a standard sub-1v base-emitter voltage based bandgap.
Now, i've done the math for the resistor and current values, assuming an...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
