Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
How do you compensate low dynamic range ?
Is there any specific configuration or preparations?
what about 8-bit vs 10 bits that you mentioned you need?
Thanks
Re: BGA part soldering
- Could you give me an idea about the price for soldering and checking a typical BGA device?
- Do they use two different machine for soldering and testing connectivities?
- Doese anyone know how much such a machine cost? (is that resonable for a small business to buy...
1- For a complex system, do we need a behavioral model for the whole system?
if so, how this model can help us? how should we use it?
2- How can we make sure that we've finished the verification successfully?
can somebody show me a good flowchart for complex system level verification...
As you all know, driving a subsystem to a certain state ( which is a corner case) from the Top module's inputs is very difficult and sometimes it
seems impossible. So what should we do for this?
Another question:
What is your idea about using a special tool or language such as specman
or vera instead of using verilog and its common simulators for verification
In my opinion, if you want to model a design, it makes no difference that
you use verilog or another lang. to do it. But if you...
Hi satya,
Thanks for your comments,
Does the top level testbench include a behavioral model of top level DUT?
if we want to model the top level, in which level should we model it?
behavioral? RTL? ...? How can we make sure that we have exercised all
internal paths and functionalities when we...
If you have to integrate and link a lot of
verilog module that are written by other
guys with lots of interfaces you'll see that
its not that easy! I know that I can do it
in a text editor manualy, but I'm seeking
a better way to do it. for example, if all
of team members obey certain rules
for...
Thanks for your replys
As a case study;
suppose that we have some modules
and their models in verilog language,
and we have already tested each of
them individually and they didn't have
any mismatch.
Now, we link all the DUTs together
and all their related models together
and test them again...
Hi guys!
I want you to share your expriences about system level verification.
Suppose that we have some modules that have been tested individualy
and they all work fine.
Now we integrate them together and we want to check the whole
system. What should we care about?
If you have been in this...
about debussy
May be this is not a good question, but,
does anybody know wich one of these waveform viewers is better:
ModelSim,
SimVision,
Signalscan
Debussy?!
What do you think?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
