Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by colette

  1. C

    Cadstar - Hierarchical Schematic design

    Hi I have entererd a schematic into Cadstar8. It presently consists of a 1. a sheet with microprocessor 2. a sheet with a single ethernet controller (I need two of these) 3 a sheet with a single canbus channel (I need two of these) 4 a sheet with sram and flash memory 5 a sheet with a usart...
  2. C

    Generating a 90 degree phase shift clock

    Hi Am I correct in assuming that both fflops are clocked from 128mhz, the connection to the D input to the first fflop is the complementary o/p of the second fflop and the Q o/p of the first fflop is connected to the D input of the second fflop. Thanks for you help
  3. C

    Generating a 90 degree phase shift clock

    Hi I have two clocks in the system, 128mhz and 64mhz, I want to generate a 90 degree phase shifted 64 mhz clock. The fpga does not have a pll or dll, any advice would be greatly appreciated
See more

Part and Inventory Search

Back
Top