Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
snafflekid,
You are correct. There's an error in my simulation making the low side switch reverse conducting thus actually making inductor current goes negative making it DCM. However, when load is increased to 2.5A there's no negative inductor current.
I have a simple synchronus voltage mode PWM Buck regualtor 5V to 2.5V design with load at 2.5A, it operates in CCM and it's stable. However, when the load is reduced to 250mA, the regulator is operating in DCM and it's unstable.
Anyone know why and how to solve this issue.
Can someone answer this buck step down regulator efficiency question?
The Vin of the synchronous buck step down regulator is 5V, the output can be programmed in the range of 1.2 to 1.5V. The Rds of the PMOSFET and NMOSFET are both 0.2ohm. Will this buck regulator has higher efficiency at...
Re: analog questions
Here is a list for Opamp related interview question.
1. Bode-plot, Phase-margin and Frequency Compensation in Two-stage Op-Amp
2. Gain-splitting using miller-capacitor in Frequency compensation
3. Where is the dominal pole? estimate the magnitude of dominal pole and other...
Re: do people include bandgap current reference in PLL desig
Bandgap is usually not part of PLL. Bandgap provides a stable voltage reference not current reference. Current references are generated using bandgap voltage. I wouldn't even put bandgap too close to PLL for the reason of noise...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
