Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm having the same issue. Also stuck in the RCA testbench due to the errors it encountered and because verilogger can't verify all the possible addend/augend combinations. I hope someone can read this and give an answer because wednesday's TA advice was not helpful at all.
- - - Updated - - -...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
