Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks guys, one last thing. Does anyone know why when lowering R3 by a little changes the discharge time a lot? And why is the minimum voltage on the capacitor negative and not 0.6V like it should?
I found the reset part of the circuit interesting and i wanted to know how it works since it's pretty unconventional.
I too at first thought it was an attempt at making an scr, but while the idea is the same the SCR gate is not used, while the N-N junction is (i'm referring to the following...
I built this 500Hz, 0-10V sawtooth wave generator i found online. I get the first block, which is just a constant current generator. But i've never seen such a transistor configuration, found in the second block. I guess it turns on the PNP when the capacitor gets to 10V, which turns on the NPN...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
