Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wrote a program for my project.
It consumes 75% of APA075 ACTEL FPGA-75000 GATES.
How do i reduce the area by using the same programming codes?
give idea for different programming techniques.
sir,
I want to implement 1024 point radix 4 decimation in frequency FFT on ACTEL FPGA.
I want the structure of radix 4 for 1024 point.
Please send the structure.
thank you
siva
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.