Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hey yadav, can you pls explani to this post..
https://www.edaboard.com/threads/7046/#post868615
---------- Post added at 11:33 ---------- Previous post was at 11:32 ----------
hey yadav, can you pls reply to this post..
https://www.edaboard.com/threads/7046/#post868615
Re: negative hold time
Hi yadav..thanks for your post..this thread solved most of my issues with setup-hold time.
I had one basic doubt though,
The setup and hold timing information for the data pin depends on two indexes ..
index_1("0.4, 0.57, 0.84"); /* Data transition */
index_2("0.4...
Can somebody tell me which is challenging team ...layout design or Physical design(pnr)...? I have recently joined a new company and i maybe assigned to any of these two groups...Can yu give me insights into what both these teams will be working on .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
