Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chipking005

  1. C

    anybody use SYNTEST for DFT

    Hi, May i know whats the problem you facing in usage of SYNTEST tool for DFT???
  2. C

    Latches and flip flops

    Usage of latches :(few pts from my side) Latches are used in Clock Gater ckt, as all of know a simple basic opn of latch is whenever enable pin is on.it will allow the data what ever present in the i/p.mainly for hold d previos data if enable pin is on. One more imp place using of latches...
  3. C

    Basic questions about synthesis process

    synthesis question For Synthesis, I/P files : RTL,Library files(like IOPADS,Technology supporting files) ----> SDC O/P files : Netlist and SDF
See more

Part and Inventory Search

Back
Top