Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I'm using Keil IDE. I observed that the compiler taking extra mamory spaces for bool and char variable.
Is there any setting in the IDE to disable this?
Below workaround is not working:
1) #pragma pack(1)
2) __attribute__((packed))
3) And it's very difficult to alignment the membors of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.