Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I think this code is not an big matter,those who know the verilog coding.
Requesting to all,can any one give me the code for dis and help me out.
Thanks in Advance
Hi all,
Need 3D architecture of FPGA, routing resources and various mixed signal IPs.
Can any one discuss aor share related document.
Thanks in Adavnce
Hi all,
I newly joined in Verilog Domain.
Can any one please give me the code for "fractional clock divider that can divide the incoming clock by 2.5 and 9/7".
I need it Very badly.
Thanks in Advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.