Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by chevuturi

  1. C

    HOLD Time for LVT cells

    Why hold time is less for LVT cells ?
  2. C

    SETUP and HOLD Violations on same path in same corner

    Thanks Understood !
  3. C

    AOCV path based variations

    Sure Professor understood , Thank you ! I have one more doubt For any design is it good or bad to have more common clock path ?
  4. C

    AOCV path based variations

    So is it because of cells behavior the random variation would cancel each other ? correct me if i am wrong
  5. C

    SETUP and HOLD Violations on same path in same corner

    I understood , How do we fix if the FF is involved in the worst setup path and the worst hold path ? 1705611775 So in this case first we need fix crosstalk delay right ? apart from applying NDR rules do we have anything else to take care of this particular issue ?
  6. C

    SETUP and HOLD Violations on same path in same corner

    Hello Everyone ! is there any possibility of getting setup/hold violations in same path and same corner ? if yes could you please explain cases and fixes ?
  7. C

    AOCV path based variations

    Can anyone explain the below statement : How random variation would tend to cancel each other in path based aocv? In the case of distance is fixed and path depth increases, systematic variation would be constant but the random variation would tend to cancel each other. Therefore as path depth...
  8. C

    Crosstalk on common clock path

    Thanks Professor , I am good now
  9. C

    skew for common clock path

    why Professor ? why skew will not be included in common clock path ?
  10. C

    Crosstalk on common clock path

    Hello, How to calculate setup and hold on common clock path if we have crosstalk delay ? And I did not understand The below statement : is it because the hold is calculated at zeroth cycle ? There is one important difference between hold and setup analyses related to crosstalk on common portion...
  11. C

    skew for common clock path

    Could you please more elaborate with this picture ?
  12. C

    skew for common clock path

    do we have skew for common clock path ? if no why ? if yes how do we calculate ?
  13. C

    Hierarchical synthesis vs flatten synthesis

    Could you please list more ?
  14. C

    Hierarchical synthesis vs flatten synthesis

    What are advantages and disadvantages when we use Hierarchical synthesis and flatten synthesis ?
See more

Part and Inventory Search

Back
Top