Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
stimulus vhdl
Hi,
I have used the same code as above and the compilation is successful in ModelSim 6.3c version,
but when i simulate the code im getting an error msg as follows
vsim work.tb_file_read
# vsim work.tb_file_read
# Loading std.standard
# Loading ieee.std_logic_1164(body)
#...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
