Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
this time I generated a_ctrl and a_data[3:0] from sys_clk domain. Actually a_ctrl is used as clock to sync with a_data for other module to use. Can I check if there is skew between a_ctrl and a_data[3:0] with primetime ? Thx.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
