Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys,
I need some help to generate a 1024-point FFT core on Xilinx Virtex 6 FPGA.
I have 32 incoming data samples per clock cycle but the Xilinx FFT IP core only support up to 12 channels which means the core only take 12 samples per clock cycle.
I have tried increasing the clock frequency...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.