Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Chen Zaizhou

  1. C

    HOW TO SET UP UVM in linux environment

    thanks a lot
  2. C

    HOW TO SET UP UVM in linux environment

    I have a problem setting up the UVM 1.1d for modelsim se 6.6 a in linux environment does anybody have ideas over that ? thanks a lot in advance
  3. C

    fix set up time issue

    sorry,rca, I did not mean adding another inverter, what i want to say is, in the following two condition, why the second one has the small delay 1. two inverter close to each other 2. two inverter far away from each other. but thank you though thank you for your patience
  4. C

    how many flip flop are used ?

    thanks a lot, by the way, I am wondering that when i doing sta using the primetime toool, do I needs the sdf file, ? It seems that the sdf is output file for functional simulation , right ?
  5. C

    fix set up time issue

    thank you so much, rca but actually my question is to fix the set up time issue, we should reduce the delay, thus, why not place two inverters close to each other but further to each other, as we all known that, long wire means more delay
  6. C

    fix set up time issue

    it is said that Replace buffers with 2 inverters place farther apart can fix the set up time issue but why ?
  7. C

    how many flip flop are used ?

    synopsys design visions, report _areas is sequential cells counts = flip flop counts ?
See more

Part and Inventory Search

Back
Top