Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
cadence annotate problem
I have IC 5.0 on linux. P4 CPU. When I simulate a circuit and annotate the DC operation points back onto the schematic, the annotated voltages have too many digitals, usu. 12-15 digits. That's too much accuracy for me and the long long number will cover each other so...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
