Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm currently working on a large layout by using Virtuoso cadence.
However, the current work is too large to be slow and error-prone.
So I write because I can't find how to solve this.
Thank you.
Today I make 256 x 256 memory cell layout by using Cadence Virtuoso.
The larger the capacity, the longer it takes to work.
So I want to use memory allocation by adding cadence Virtuoso option.
I tried to find a way to allocate memory but I didn't find it.
Any help would be greatly appreciated...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.