Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_false_path means the path is exist,but we don't want to check it;
set_case_analysis will assign a constant value to a pin or port,and this value will will decide which arc(path) will be disabled!
The jumper is OK.M0M1M2=000 to choose master serial mode!
---------- Post added at 13:48 ---------- Previous post was at 13:42 ----------
Something strange!The lable attach to my CPLD chip shows that the CPLD is xc2c256,but ISE daisy chain scan shows the CPLD is xc2c64a!
My spartan 3E with xc3s500e FPGA,xcf04 PROM and xc2c64a CPLD come across some problems when programming!When I burn bit file into my board,the ISE show"program successed",the xc_done lighting and work normally,but when I burn mcs file into my board ,software shows “program successed",the xc_done...
During CTS,when you choose globe skew,skew=longest path-shortest path,how does negative skew take place?
Maybe you have chosen local skew,skew=endpoint-startpoint.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.