Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: drc for digital ic
Std cells are designed for partictular process.
Is the error in the block itself or between overlapping blocks?
Ie Via_cell
Does your Manual & DRC deck have the same values ?
Usually the DRC is more comprehensive, but may generate false errors.
Make sure that you are...
Re: tf and lef
All,
There is Techonology LEF & Macro Lef
The Tech-lef contains process info (ie: met1 Width & space & construct of vias)
the macro lef contains the "abstract" of the layout leaf cell.
(Usually looks like Met1 with Pin & blocking data included)
Have fun !
Colin
Re: layout and noise
Ambreesh,
If you are trying to seperate a noisy area from a quite area
then each should have its own route back to the pad.
Unless of course you have multiple power pads.
Dont use the same GND-metal to connect noisy areas with quite areas
even though they connect thru...
Re: I met difficulty when transfering library to another fou
Pplus & Nplus are color reverse. (straight cmos)
You can use the Generate layer function in cadence to generate data.
Turn on Background
Add new layer Nplus
In Generate layer Dropdown do this on test cell
Nplus = Background AND NOT...
Depends on your packaging house..
A safe rule of thumb is 1/3 bond pad opening.
ie: if pad = 90 , then space should be around 30..
20 if you want to push it.. This is a generic rule.
I've got 24 years doing layout.. this is my conclusion. ;')
Re: layout and noise
I suggest using "star" power & GND.
On the n+ guard rings , add nwell , with a width 2x as wide as minimum.
the minimum width does not let the nwell go as deep as a wider width.
Tie the N+/NWELL to positive supply .. ie: Analog power.
metal bridge antenna drc
I've been doing layout 24 years..
1)The best way to resolve the antennae problem is to add a p-diode over nwell
or a n-diode over psub on the metal1 node that attaches to the gate.
The idea is that the diode will break-down before the gate-oxide.
This is an absolute...
I am A Cadence expert.
Analog/Digital Layout
All verification tools.
Diva Dracula Calibre Chameleon
Back annotation.
APR
for resume
Send e-mail to cadenceguy@comcast.net
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
