Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I assume that the structure you have researched is a complementary CMOS input pair (using both PMOS and NMOS to achieve rail-to-rail input). This is unrelated to your requirements of gain and UGBW. But I would like to point out that, depending on your application, the structure has an very poor...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
