Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pll lock range
I am a bit confused over these PLL terminologies.
This is what I get.
Lock range: Maximum initial frequency offset which PLL acquire lock without cycle slips (in a single beat between reference signal and feedback signal)
Pull in range: Maximum initial frequency offset which...
I would like to thank all people who helped to give suggestion.
Apparently, I found out it was my mistake. The resistor model for R2 that I used in the filter didn't appear in the netlist. That means it is an open circuit for the series R2 and C2 part. What is left effectively is just the C1 =...
Er.. i think the filter is 2nd order, but the open loop response G(s)H(s) is 3rd order because Kvco / s of VCO adds another s to the denominator.
I have a feeling may be it is due to the little mismatch of charge pump current. This is because I remembered that if I put in a same 60MHz clock...
Er... i did some calculation and the phase margin was like 55 degree.
I am using a filter with series R2 and C2 , and parallel with C1.
R2 = 17.4 kOhm
C2 = 7 pf
C1 = 0.5 pf
Added after 3 minutes:
my charge pump is 19 uA, so I guess Kpd = Ip/2pi
my VCO gain is 48.67 MHz / V.
causes fordead zone in pll
Hi, I have designed a simple PLL circuit using PFD, 3rd order type type 2 filter, a charge pump and a ring oscillator type VCO.
I notice the control voltage (vcnt) of VCO oscillates and cannot settle down.
Anyone know any idea what is wrong? I have tried to make...
Re: PLL or DAC/ADC?
I would like to say thanks to all people here who gave me sincere advice. I have spent like 2 weeks researching up and down on PLLs, printing and downloading whatever useful material and reading them.
I believe that designing a PLL is a VERY difficult thing. It is a very...
pll for dac
Sorry to ask a personal question.
I have been sent to Toshiba Japan for Analog IC design since last year November. Before I go to Japan, they told me I am going to learn PLL design. But when I am in Japan, they changed. So I asked for ADC/DAC design, but I didn't get it. I end up...
Hi,
I have a question regarding my Crystall Oscillator circuit for low frequency application (32kHz). It is a simple inverter type pierce circuit with ceramic 32kHz model. I manage to run SPICE simulation and the oscillator does start up and oscillate when I ramp up the power supply VDD. The...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
