Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by brjaiswal

  1. B

    Please can someone explain me NFmin and Fmin difference

    What is the difference between NFmin and Fmin in terms of LNA design?
  2. B

    help:0.13um CMOS prosess parameters

    Thank you Oveis Gharan :)
  3. B

    IIP3 measurement in Cosmossope

    How can I measure IIP3 in Cosmosscope? Thanks
  4. B

    LNA Design in 0.13um Technology

    Thanks. I will go through it.
  5. B

    LNA output matching network

    I am using synopsis HSIM (hspicerf - cosmoscope). Thank for reply
  6. B

    LNA output matching network

    I tried 7nH inductor and 500uF capacitor and getting 238 ohm output impedance, now how should I match to 50 ohm?
  7. B

    LNA output matching network

    what do u you mean by DC block and DC feed? Can you please explain it in detail?
  8. B

    LNA output matching network

    How do you determine the LNA output inductor(Ld) and capacitor (CL) value? I am using LC network to match output impedance of 50 ohm. My resonant freq. is 5.25GHz. Please give me some ideas.
  9. B

    LNA Design in 0.13um Technology

    Hello Everyone, I want to design LNA with below requirements. Can anyone please help in designing LNA? I am using 0.13um Technology and Synopsis hspicerf simulator. I am quite beginner so I am not sure where to start and how to proceed. I looked an example in Thomas Lee book and other online...
  10. B

    help:0.13um CMOS prosess parameters

    Cox = εox/Tox
  11. B

    Cadence Simulation in Spectre, Generating test bench

    I know, it is not that special simulator but has to use it because company preferred that way. anyways thanks for reply, let me know if you know something about it.
  12. B

    Cadence Simulation in Spectre, Generating test bench

    Not netlist but test bench. so basically I make schematic then spiceout it, it generate netlist for me, after that I have to generate test bench (.scs file) using text editor according to circuit requirements. then I use "n2scs2 mynetlist" command and then simulate it by using spectre ".scs"...
  13. B

    Cadence Simulation in Spectre, Generating test bench

    because I just joined new company and they do not use ADE :(
  14. B

    Cadence Simulation in Spectre, Generating test bench

    Hi Everyone, For cadence simulation I am not using ADE instead I have to generate spice netlist, generate the test bench according to circuit parameters, convert it to spectre and then run the simulation using unix command. My problem is this method is totally new for me and don't have any...

Part and Inventory Search

Back
Top