Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
using a sigbus and a pattern is a good way to define your signal, but I'm sorry I'm not aware of any way to define the pattern itself with a for loop
the .step command involes multiple runs of the simulation (one with each value) but this is not what you want
if you're trying to avoid the...
can you use the .step param statement, for instance if your hex value is used to define the value of a bus signal?
there an example in eldo's documentation in the .step section:
.param pat="HX000"
.sigbus vplus[9:0]
+ VHI=vdd
+ VLO=0
+ BASE=DEC
+ PATTERN $(pat)
.step param pat list "HX001" "HX010"
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
