Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I would like to compare the linearity when the TR switch is in the ON/OFF state of the nMosfet of the conventional tsmc cmos process as follows. At this time, in general, when on-state and off-state, in which state would linearity be better?
Is this something that can only be learned through...
A tsmc nmos mosfet was used, and power was input to the drain up to 40dBm or more to design the switch. However, the mosfet gains gain after a power input of more than 27dBm. I am not able to understand this phenomenon.
hello
I conducted a simulation to check the linearity between the drain and source when the general mosfet is on-state.
A simple circuit was constructed to apply power up to 40dBm. However, when the input power was 27dBm, the phenomenon of gain extension occurred.
From the results, should I...
There are textbooks under study. This is the contents of calculating the admittance value of the transmission line when sweeping the frequency.
This textbook recommends that we practice with ads. In order to get a graph like the second picture, the same circuit was drawn with ads. Of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
