Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by boopathy13

  1. B

    sending data from 50 MHz to 100Mhz

    Dear Shibin Bose Kavara, Really thank you very much. I got my answer. I have been searching for this answer for long time.
  2. B

    sending data from 50 MHz to 100Mhz

    Hi I am not using any protocol. simply am sending one signal from one module to another module.
  3. B

    sending data from 50 MHz to 100Mhz

    Hi vengatesh, My problem is different. I have two modules, first one is in 50 MHz, 2nd one is in 100Mhz. i am sending one ctrl signal from 50Mhz module to 100Mhz module. that is high for one clock period of 50 MHz. If you sample tat ctrl signal in 100Mhz module that signal will be high for two...
  4. B

    sending data from 50 MHz to 100Mhz

    Hi sivamani, It is edge triggered. let me explain it in more clear. if one trigger comes from 50Mhz to 100Mhz, while reading the same trigger in 100Mhz it may think that it has received two times the trigger. so process will be initiated two times. How to overcome this problem?
  5. B

    sending data from 50 MHz to 100Mhz

    Hi friends, I have a question realted to CDC. if i transmit a enable signal from 50Mhz to 100Mhz, then one enable signal becomes 2 enable signal in the 100Mhz region. which means the module which is working in 100Mhz will think like it will get 2 times trigger from 50Mhz. Can you please...
  6. B

    how to implement Pipeline

    Please Can anyone provide me a simple vhdl/verilog code for pipeline implementation?
  7. B

    need help in accel dsp?

    In order to convert mat lab code into hdl code I have implemented accel dsp. but after converting that code one file is missing named "pulse_gen". just i have used inbuilt fir coding example which is given in the accel dsp example programs. can u guide me pls.
  8. B

    Is it possible to implement microbalze with spartan III?

    thank u... am having one more doubt in accel dsp In order to convert mat lab code into hdl code I have implemented accel dsp. but after converting that code one file is missing named "pulse_gen". just i have used inbuilt fir coding example which is given...
  9. B

    Is it possible to implement microbalze with spartan III?

    microblaze is it possible to implement microbalze with spartan III fpga? can anyone guide me? thanks in advance.
  10. B

    Problem with using Accel DSP Matlab synthesis code

    hi i struck with accel dsp sythesis code. just i have used inbuilt acel dsp mat lab (fir) code. after converting that code i have used that with xilinx 10.1 but one file is missing over there........... can any one guide me please........... thanks in advance.
See more

Part and Inventory Search

Back
Top