Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm using the saed 90nm PDK with Synopsys Custom Designer tool. When I try to run the DRC using the Layout Editor I get the following error:
Also, I've got confuse to what type of simulator (Caliber or Hercules or IC_valudator) to use for DRC.
Please help if anyone knows how to solve...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
