Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
magma blast
Hi buddy,
In Magma You will have a gain (Virtually a Size) for each design cell untill real placement is done.
Magma has an additional step called library preparation, in that magma decides gain for each cell available in library from tau(T) value derived from minimum size...
Hi,
I am using synopsys DC ultra (topo) for synthesis with provided reference methodology by synopsys,
However, aftert synthesis I got netlist with GTECH components,
How can I map my design to Technology library ?
Thanks,
bj
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
