Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
please help me for designing the layout of MIM capacitor of desired capacitance...
as I am new in layout in cadence so please help me for procedure of MIM cap LAYOUT
I have designed the SAR ADC of 8 bit with sampling frequency of 1MHz in cadence.For calculating the dynamic performance , i have used code provided by Maxim . for exporting data , i have used the tool called TABLE in cadence and saved as . csv file and for processing , i deleted the time and...
I Have designed the schematic of 8bit SAR ADC in cadence . For calculating the INL and DNL of adc, i have used the slow input ramp and the output digital data is recorded in the tabular form in .csv format . As i want to proceed calculation in matlab by using the code provided by maxim but not...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
