Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Layout Techniques
try to minimize your metal layer. because your contact create resistance and noise. Try to locate all your cell smartly and do the floor plan before start your layout,,
Its very important.
both analog and digital is important in today technology, analog application is not that much to understand but quite difficult,,,but digital is very large area and quite easy,,, or you can combine to be mixed signal,
future of vlsi
dont be afraid to involve in VLSI because if you do. you are not part of us. moore`s law actually relate to the size of the device. but there are lot of topology and technique that we need to develop for achieve good performance,,that is more challange, moore`s law is only for...
both inverter generate delay to your circuit. also can act as a buffer. attach design spec for further discussion. is has a relation with your transient time (slew rate, delay,rise time, fall time etc)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
