Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
another method to multiple-clock chain is insert a latch between two clock domain. This method can fix some setup violation and hold violation, But it can't solve all thing.
set_scan_signal site:edaboard.com
In your script, you illustrate how to synthesis ARM946, but I want to know why not use hard core or netlist .In this method ,the only thing you do is to merge the layout. Can you tell me the reason?
Glich
But I think you should think about crosstalk. In some sense, glitch may be caused by neigbour net, or worst layout route, espicialy in 0.13 or lower process
how to fix setup and hold violation
In some way, setup violation can be fixed by slow down your clock, but hold time can't be fixed by this way. You should insert buffer in the path.
In prime time, use best case and min lib to check hold violation. use worst case and max lib to check setup...
mbist architecture
HI.I think in DFT, most important thing is we can generate a stable test vector. Also shorten test timing is important. But nearly, some reference always tell us about some simple principle such as how to insert scan with memory or gated clock or Asynchronous reset. But I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
