Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Bidza31

  1. B

    any idea on a pcie endpoint device for I/O

    Followings are links to PCI Express system architecture Book by Intel. Hope this will be useful for you. **broken link removed** **broken link removed** Thanks, Gevorg.
  2. B

    any idea on a pcie endpoint device for I/O

    So as I understood you need to develop PCB to connect uC to PCIEx, I thought you asking about Physical I/O. Actually I don't have any experience in PCIEx PCB, however if found anything useful for you I let you know. Regards, Gevorg.
  3. B

    any idea on a pcie endpoint device for I/O

    Hi, I had experience in I/O design (5 years) and had been doing schematic design development of several types of I/Os PCI, HSTL, SSTL, etc. Don't have now complete PCI Express I/O schematic but it is possible to develop schematic for PCIEx in short time(methodology is based on PCI I/O standard)...
  4. B

    Matrix Processing - calling for cooperation

    Matrix Processing Hi all, I'm working on Matrix oriented Processor development (architecture, ISA). I collected a lot of information about this kind of processing. I'm in architecture research and development stage. I have some written code in Verilog. This kind of processors are going to be...

Part and Inventory Search

Back
Top