Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by bibidibabidibup

  1. B

    Problem with a two bit fulladder homework for ISE Xilinx

    2-bit fulladder thx guys everone but it didnt work @saurabhs i tried your way but again answer is a(1) b(1) not used @vijayiyer i ve thought like mux_master @muxmaster your site is very helpful but i cant deal with hiearchical design why we use [4:0] in sum instead of [3:0] like a or b?? if i...
  2. B

    Problem with a two bit fulladder homework for ISE Xilinx

    Hello everyone, im newbie in here and this is my first question. here we go this is a two bit fulladder homework for ise xilinx when im trying to test with UUT i see summary 0 is ok but summary-1(s0 s1) is that Z because of never used a1 and b1 whats wrong with it? note:this code works for 1...

Part and Inventory Search

Back
Top