Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
I am using Synplify Premier H-2013.03-1 as synthesis tool. At the last step Map & Optimizations, it reported me that " @E:MF320 ： | c_ver failed generated Verilog file ", but i do not know how to solve it., pls take me a support, thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
