Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Thanks for the reply. PRINT.OUT does not show any significant information but it shows ... Processing the input file ... Thats all
No error report when PDRACULA was exectued.
Regards
Hi,
I am facing a problem with DRACULA LVS. When I run jxrun.com, it dumps the core ( Segmentation fault). Can anybody help me to solve this problem.
Thanks and Regards
Ramesh
Hi electronlover,
This is the pole-zero analysis result:
poles (rad/sec) -7.2394g (real) 0(imag).
poles ( hertz) -1.1522g(real) 0(imag)
zeros (rad/sec) 45.6847g(real) 0(imag)
zeros ( hertz)...
Thanks for the response.
This the output list file content about the transistors from HSPICE.
element Pmos_Load Nmos_Input
model p19 n19
id -28.7034u 28.7034u
ibs 1.671e-21 -2.229e-21
ibd 1.231e-16 -1.141e-16
vgs...
Hi,
I have a common source amp, with a pmos diode load. According to analysis zero should be at gm of input_transistor/cgd of input_transistor.
If cgd=cgdo*w; where cgdo=3.1500E-10 (from model file) and w=1u, cgd = 0.315 fF and if gm=97.7e-6, Zero should at 310.19 G rad/sec
But the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
