Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: What is the difference b/w aucdl,aulvs and create cdl options
Actually what happened is my layout is LVS clean with create cdl setting in PVS-LVS schematic input section but when I set it to aulvs or aucdl options it is showing mismatched instance parameters.
why LVS is not passing for...
What is the difference b/w aucdl,aulvs and create cdl options
Hi All,
What is the difference between aucdl, aulvs and create cdl settings in PVS - LVS(schematic input section) tool.
Please explain if any idea..........
Thanks,
Bhanu
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
