Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
SDF
Forward annotation is used to guide the P&R and clock tree insert, it is not very accurate cos the cell delay and net delay are estimated based on the models, after p&R tools can calculate the net and cell delay from the real circuit, it tells the timing more accurate and this is called the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
