Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by banosey

  1. B

    Post layout corner simulation problem with TSPC DFF

    I have designed a tspc dff works up to 5 GHz. However, after layout and extraction it works at all corner except the slow corner at high temperature where the maximum operating frequency have been half its value before extraction. Any Suggestion?! ps: i am using Yuan/Svensson's topology...
  2. B

    How to measure and simulate the OTA offset voltage in Cadence?

    hi all, I am designing a folded cascode OTA, and I want to know how to measure and simulate the OTA offset voltage in cadence. Moreover, I want to do Monte Carlo Simulation for the offset voltage. Anyone can help? Thanks in Advance
  3. B

    What is meant by Corner Analysis?

    Corner Analysis thanks hakeen.
  4. B

    What is meant by Corner Analysis?

    Corner Analysis thanks hakeen for your help, but i just want to know the physical effects that happen to the devices across corners(i.e. what happens to the mobility, threshold voltage, and so on)
  5. B

    What is meant by Corner Analysis?

    Hi, i want to know what is meant by corner analysis physically. In other word , what is meant by ff(fast fsat), ss(slow slow), and so on. What happens to a MOS or a resistor in these corners. thanks in advance.
  6. B

    Wrong BGR voltage result in a bandgap design

    band gap design I think you should increase Rtrim. It is a scalable resistor, isn't it ? If so it will solve your problem without affecting the bandgap behavior.
  7. B

    problem with PSRR of bandgap

    i'm designing a bandgap circuit using banba scheme , and i have some problems with PSRR vdd= 1.8 V vout= 1.2 V I got PSRR= -43 dB at low freq. which is known as a bad value. note : i increased the length of the current mirrors to 8u and still i got this bad value and any more increase in the...
  8. B

    Opamp design in bandgap reference(BGR)

    1. sufficient gain (60 dB is enough) 2. offset voltage 3.noise
  9. B

    Monte carlo analysis for bandgap reference

    hi all, i am designing a bandgap circuit and i want to do monte carlo analysis. i read alot about how to do so, but unfortunately i failed. i read that i should change the MOS to mismatch mode,however , i didn't find any option to do so.Instead, i found a type of transistor called...
  10. B

    Bandgap reference Trimming

    thanks all
  11. B

    Bandgap reference Trimming

    hi all, I am designing a bgr circuit and due to process variations across corners a sort of trimming should be done. I need some papers about trimming helping me in my design. can any one help? thanks in advance. banosey
  12. B

    why my bandgap voltage looks like below?

    thanks all it was just a start up circuit problem(changing the startup circuit)
  13. B

    why my bandgap voltage looks like below?

    I've already put a start up circuit.
  14. B

    why my bandgap voltage looks like below?

    My bandgap works fine with supply 1.8 v.However below this value of the supply the output voltage looks like the attached picture.(note: the image is taken with supply=1.65v) SO, what is the problem? Note i use banba topology as shown[/img]
  15. B

    Bandgap Volatage Reference Circuit

    Hi Everyone, I'm gonna design a bandgap voltage reference in 0.13um technology with 1.2V supply. can any one tell me how to start?. which topology i should choose? and if there is a numerical example it would be great. thnanks in advance, banosey
See more

Part and Inventory Search

Back
Top